


Fig. 1
Prior Art









Fig. 3A













Fig. 4A



THE RESIDENCE OF THE PARTY OF T


AUS920000861US1 Gabele, et al. Fail Thresholding In A Batch Simulation Farm Network


```
9/62
            ENTITY FXUCHK IS
                  PORT(
                               SIN
                                                       IN std_ulogic;
                               QIN
                                                       IN std ulogic;
                               RÎN
                                                       IN std ulogic;
                                                                                                    450
                               clock
                                                       IN std ulogic;
                               fails
                                                      OUT std_ulogic_vector(0 to 1);
                                                       OUT std ulogic vector(0 to 2);
                               counts
                                                       OUT std_ulogic_vector(0 to 1);
                               harvests
                           );
           --!! BEGIN
            --!! Design Entity: FXU;
            --!! Inputs
           --!! S_IN =>
--!! Q_IN =>
--!! R_IN =>
--!! CLOCK =>
                                            B.C.S;
                                            A.Q;
                                           clock;
            --!! End Inputs
           --!! Fail Outputs;
           --!! 0 : "Fail message for failure event 0"; --!! 1 : "Fail message for failure event 1";
                                                                                                               440
           --!! End Fail Outputs;
                                                                         451
           --!! Count Outputs;
          --!! 0 : <event0 > clock;
--!! 1 : <event1 > clock;
--!! 2 : <event2 > clock;
           --!! End Count Outputs;
           --!! Harvest Outputs;
         --!! 0 : "Message for harvest event 0";


--!! 1 : "Message for harvest event 1";


--!! End Harvest Outputs;
457 √ --!! End;
           ARCHITECTURE example of FXUCHK IS
           BEGIN
                  ... HDL code for entity body section ...
           END;
```


Fig. 4C












AUS920000861US1 Gabele, et al. Fail Thresholding In A Batch Simulation Farm Network 15/62 design cycle simulator cycle

AUS920000861US1
Gabele, et al.
Fail Thresholding In A Batch Simulation Farm Network






Fig. 8A
Prior Art




Fig. 8B
Prior Art

AUS920000861US1 Gabele, et al. Fail Thresholding In A Batch Simulation Farm Network

```
ENTITY FSM IS
    PORT(
              ....ports for entity fsm....
          );
    ARCHITECTURE FSM OF FSM IS
    BEGIN
              ... HDL code for FSM and rest of the entity ...
             fsm_state(0 to 2) <= ... Signal 801 ...
     853 - ←!! Embedded FSM: examplefsm;
     859-{ --!! clock
                                : (fsm clock);
     854 \ -!! state_vector
                             : (fsm_state(0 to 2));
     855-{ --!! states
                                : (S0, S1, S2, S3, S4);
                                                                        852
                                                                               -860
     856 <-!! state_encoding: ('000', '001', '010', '011', '100');
                               : (S0 = > S0, S0 = > S1, S0 = > S2,
            --!! arcs
     857-
                                (S1 = > S2, S1 = > S3, S2 = > S2,
                                (S2 = > S3, S3 = > S4, S4 = > S0);
     858 ← --!! End FSM;
    END;
```

Fig. 8C

Living a large at a large land

AUS920000861US1 Gabele, et al. Fail Thresholding In A Batch Simulation Farm Network





Fig. 9

CONTRACTOR OF A A A SCALE

AUS920000861US1 Gabele, et al. Fail Thresholding In A Batch Simulation Farm Network




22/62

<instantiation identifier>.<instrumentation entity name>.<design entity name>.<eventname> COUNT1 COUNT1 COUNT1 COUNT1 COUNT COUNT COUNT COUNT 1034م 1032 1030 B3B1B2B3B4B4B4B7B6B7< C1030 X1.2 X1.2 X2.2 X2.2 X2.2 Y.2 Y.2

<instantiation identifier>.<design entity name>.<eventname>


Fig. 10D



24/62

Fig. 11B

Fig. 11C



26/62

```
ENTITY X IS
   PORT(
      );
ARCHITECTURE example of X IS
BEGIN
 ... HDL code for X ...
                                       -1220
 PORT MAP( :
END;
```

Fig. 12B

more of the following the second

AUS920000861US1 Gabele, et al. Fail Thresholding In A Batch Simulation Farm Network





Fig. 13A



```
ENTITY OVR IS
     PORT(
                           : IN std ulogic vector(0 .. 4);
               ... other ports as required ...
                                                          1362
                              OUT std_ulogic_vector(0 .. 4);
                                 OUT std_ulogic
           );
                                         1363
--!! BEGIN
--!! Design Entity: FOO;
--!! Inputs (0 to 4)
--!! R IN = > \{R(0 .. 4)\};
                                                                      1340
... other ports as needed ...
                                                          -1351
--!! :
--!! End Inputs
--!! Outputs
-!! < R_OVRRIDE > : R_OV(0 .. 4) = > R(0 .. 4) [RT];
--!! End Outputs
--!! End
ARCHITECTURE example of OVR IS
BEGIN
     ... HDL code for entity body section ...
END;
```

Fig. 13C

30/62

ENTITY FOO IS

PORT(


);

ARCHITECTURE example of FOO IS

BEGIN

R <=


Fig. 13D



32/62



Fig.



```
ENTITY DET IS
               PORT(
                                            IN std_ulogic;
                                            IN std_ulogic_vector(0 to 5);
                          В
                          C
                                            IN std ulogic;
                          D
                                            IN std_ulogic;
                                            OUT std ulogic vector(0 to 2);
                          event x
                                            OUT std ulogic;
                          x here
                      );
          --!! BEGIN
          --!! Design Entity: LM;
          --!! Inputs
          --!! A
                                                                              1480
          --!! B
                          P.Q.B;
                          P.C;
1491
          --!! D
                          D;
          --!! End Inputs
                                      c1495
          --!! Detections
          --!! < event_x>:event_x(0 to 2) [x_here];
          --!! End Detections
          --!! End;
          ARCHITECTURE example of DET IS
          BEGIN
               ... HDL code ...
          END;
```


Fig. 14C

34/62



1660ع 1661 1662 **X1** Χ COUNT1 1: **B3** Z COUNT1 X1.Z **B1** 2: Z **X1.Z** COUNT1 3: **B2** COUNT1 4: **X2 B3** Χ 1663 **X2.Z** COUNT1 Z 5: **B**1 **X2.Z** Z COUNT1 **B2** 6: COUNT1 Υ **B4** Υ 7: COUNT1 Y.Z **B1** 8: Z 9: Y.Z **B2** COUNT1 Z

Fig. 15







Fig. 16B






Fig. 17A





Fig. 17B







Fig. 17C

Fig. 18A








Fig. 19A










Fig. 20B





Fig. 20C

47/62



419. 20D





Fig. 20E



50/62




Fig. 20G

<B1>.<Z>.<count1> 4070 <B2>.<Z>.<count1> 819

c2065

2066

8914




Fig. 20H





Fig. 201

COMPONENT SE LE LOCALITA LA CARA LA

AUS920000861US1 Gabele, et al. Fail Thresholding In A Batch Simulation Farm Network






Fig. 21B








Fig. 21C



















Fig. 23B




Fig. 23C